Jump to content United States-English
HP.com Home Products and Services Support and Drivers Solutions How to Buy
» Contact HP
HP.com home
Education & Training  >  Find a course 

HP NonStop Kernel architecture

» 

Education & Training
US & Canada

» Contact Us
» Register for a class
» Education Centers
» VILT/HP RAIL
» Onsite & Dedicated Training
» What's new
» Find a course
» Big Data
» Business Analysis & Project Management
» Cloud
» Data Center
» HP ExpertOne Customer
» HP ExpertOne Partner
» HP Integrity
» Graphic Solutions
» ITSM / ITIL
» Linux
» Microsoft
» HP Networking
» HP NonStop
» HP OpenVMS
» HP Project Odyssey
» HP ProLiant
HP BladeSystem
» Security
» HP Storage
» HP Tru64
» HP-UX
» Virtualization
» HP VISPEL-Video Training
» VMware
» HP Education Consulting
» Certification
» HP Virtual Rooms
» eLearning
» HP Software Education
Content starts here

At a glance

View schedule & enroll Sorted by: location or date
Course number U4178S
Length 8 days
Delivery method Instructor-led training (ILT)
Onsite dedicated training (OST)
Price USD $5,600
CAD $6,160

Course overview

This 8-day hands-on lab course provides an in-depth understanding of the architectural concepts of the NonStop Kernel operating system. You will see the TNS/R platform architecture, the program execution of TNS and TNS/R processes, and the internal functioning of the operating system components that support user services. You will examine user services such as the Guardian/Open System Services file systems, process control, ServerNet technology, DLLs, memory management system and kernel data structures.


Prerequisites

  • Concepts and facilities for HP NonStop systems course (U4147S)
  • HP NonStop Kernel principles course (U4179S)

Recommended:

  • System management experience on NonStop K-series or NonStop S-series servers or NonStop K-Series system management course (offered before 12/01)
  • TAL/pTAL programming course (U4198S)

Audience

  • Primary audience: System programmers, Field analysts, Application designers, Field support personnel
  • Secondary audience: System managers

Ways to save

Course Objectives

To provide a comprehensive understanding of NonStop system architectures


Course outline

Hardware and software overview

  • NonStop S-series server hardware architecture components
  • Address space definitions
  • Instruction and data-access mechanisms
  • Process components
  • Interrupt processing
  • NonStop S-series ServerNet interprocessor hardware
  • NonStop S-series ServerNet I/O hardware
  • NonStop Kernel operating system fundamentals
  • NonStop Kernel, Guardian, and OSS process definitions

GARTH for NonStop Kernel architecture

  • Introduction to the tool used during the labs

Process execution environment

  • Stack architecture for the execution of TNS, accelerated TNS, and TNS/R code blocks on TNS/R systems
  • Transfer of control mechanisms for TNS, accelerated

TNS, and TNS/R code blocks on TNS/R systems

  • Rules and transition mechanisms between code blocks of different types on TNS/R systems
  • Execution modes possible for TNS versus TNS/R processes on TNS/R systems
  • How to use and build DLLs and their implementation
  • Position-independent Code (PIC)
  • Contents of TNS, accelerated TNS, and TNS/R object files

Addressing

  • Addressing terminology
  • Addressing layout for code and data definitions
  • Address translation tables

Interrupts and exceptions

  • Interrupt generation
  • Level 1 (exception millicode) interrupt processing
  • Interrupt masking
  • Level 2 software interrupt processing-transition from level 1, data requirements, and exiting
  • Interrupt nesting and pending interrupt processing

Operating system tools and mechanisms

  • Operating system tools, such as linked list, tables, and pools
  • Resource contention controls, such as semaphores and mutual exclusion
  • Process event management mechanisms WAIT and AWAKE

Memory access and management

  • Virtual-to-physical address translation
  • Physical address caching, context bound addresses, the physical frame selection algorithm, and memory manager functions

Message system

  • Fundamental NonStop Kernel message system components of the linker-listener model
  • Steps of interprocess message transfers between processes in the same processor
  • Steps of interprocess message transfers between processes in different processors
  • Message system structures involved in intraprocessor and interprocessor messages
  • Interprocess communication across nodes including Expand and ServerNet Clusters

Guardian process life cycle and management

  • Creation and deletion cycle of a process for a Guardian process
  • Process timing and how process execution time is calculated so that interrupt time is not charged to a process

Open System Services (OSS) process life cycle

  • Creation and deletion cycle of a process for an OSS process

Guardian file systems

  • Guardian file system
  • Interactions involved with opens, closes, and other selected subjects such as nowaited I/O and synchronization depth (synchdepth)

OSS file system

  • OSS file system differences from the Guardian file system
  • How a file is open(), what device types are supported, and file naming

Onsite-delivery equipment requirements

  • One NonStop S-series server with Gxx version of the NonStop Kernel operating system to run labs (NonStop S7000 or above)
  • Four processors (two minimum)
  • One PC compatible workstation per student and one for the instructor with:
    • Intel Pentium processor (minimum)
    • 16 to 64 MB of memory (including 640 KB of conventional memory)
    • VGA monitor
    • 11.5 MB maximum disk space
    • Windows operating system operating system
    • PowerPoint
  • One 6530 or PC terminal per student (similar to above configuration)
  • A NonStop S-series server is strongly recommended to run the lab exercises. An absolute minimal system would be a NonStop K2000 server with the D40 version or higher NonStop Kernel operating system; however, this configuration will require more time to run the labs


Privacy statement Using this site means you accept its terms Feedback to Education & Training
© 2014 Hewlett-Packard Development Company, L.P.